


# Integrated Circuit Design in the Deep Learning Era

**Mahesh Mehendale**

Oct 19<sup>th</sup>, 2020

# Video Compression in Mobile Platforms



<b>Video Standard</b>	MPEG2	MPEG4	H.264 (BP)	H.264 (HP)	HEVC
<b>Technology</b>		90nm	65nm	45nm	28nm ...
<b>Architecture</b>	DSP	DSP+HWA	HWA	HWA with highly //	....??

# ML@Edge: what can we leverage but what's different?

- Started with HWAs while algorithms to be mapped evolving in parallel
  - makes it difficult to strike the efficiency vs configurability balance
- Technology scaling slowing down
  - need to focus more on circuits and architecture level optimizations
- Core compute less diverse and parallelizable
  - Higher leverage of super-optimized building blocks such as CiM macros
- No standards
  - Opportunity for system-algorithm-architecture-circuit level co-design
  - Makes it challenging to develop hardware to cater to a range of algorithms/systems
- Present focus on inferencing but “Learning@Edge” use-cases will emerge

**Thank you...**