(Un)Intended Communications

James Wilson, PhD DARPA MTO Program Manager

2022-10-17



Distribution Statement A - Approved for public release. Distribution is unlimited.





High-performance, intelligent microsystems and next-generation components





Reducing SWaP-C of front-end elements



Bulky electronics and optics undermine ability to miniaturize sensors and systems

Increasing tactical range



Range of EW, DE, and C4ISR is limited by inherent properties of current materials and devices

Enabling robust operation in congested spectrum



Source: Adobe Stock

RF components are insufficiently adaptable or robust to operate in increasingly congested spectrum

C4ISR: Command, Control, Communications, Computers, Intelligence, Surveillance, and Reconnaissance DE: Directed Energy EW: Electronic Warfare SWaP-C: Size, weight, power, and cost



Securing communications

Overcoming security threats across the entire hardware lifecycle

Reducing latency in EW

Delivering accurate position and timing without GPS



Ensuring network availability and security



Persistent hardware threats limit the ability to access and utilize advanced electronics technology



Adaptive threats challenge ability to detect and counter



Source: Adobe Stock

Low SWaP-C solutions required for GPS-denied environments



Source: Adobe Stock

A convergence of the commercial and defense electronics communities driven by common trends and threats



2D: Two Dimensional 3D: Three Dimensional AI: Artificial Intelligence

Distribution Statement A - Approved for public release. Distribution is unlimited.





Local Processing

- Increasing information processing density and efficiency
- Accelerating innovation in artificial intelligence hardware to make decisions at the edge faster
- Reducing the glut of digitized sensor data



Local Processing





AI: Artificial Intelligence ASIC: Application specific integrated circuit GAN: Generative adversarial networks HPC: High performance computing HW: Hardware IR: Infrared SW: Software

Approved For Public Release; Distribution Unlimited





MAX will increase today's analog efficiency advantage to 100 TOPs/W at 120 dB dynamic range



MAX will enable multi-role missions on small platforms

Image: Additional stream of the s	Form Factor: Truck Power: >10 kW	Image: sized	Bi/Multi-static PCL Collaborative Geolocation	Multi-look IR/RF ATR SAR image formation SAR image formation Form Factor: <3" cross section Power: <10 W available
	ΜΑΧ	PCL	Real-time SAR Image Formation	Onboard SAR Image Classification
System Dynamic Range (dB)	120	96	120	72
Sample Rate (MSps)	5,000	5,000	250	250
Power Efficiency (TOPs/W)	100	100	100	3
Correlator Length (Samples)	65,536	1,024 - 4,096	65,536	≥16

MAX will enable new mission capabilities



Problem: Static model and statistical learning approaches to signal processing are not effective at maximizing data transfer in a non-stationary nonideal channel.

Approach: Develop physics-based machine learning kernels with an additional adaptive transformer that can learn physics of the channel in real-time and produce optimal parameter adaptation with fallback reliability.



Physics-based machine learning for efficient training, learning, and adaptation from sparse data

References: "Neural Network-based OFDM Receiver for Resource Constrained IoT Devices' https://arxiv.org/pdf/2205.06159.pdf A. Bhatia, J. Robinson, J. Carmack and S. Kuzdeba, "FPGA Implementation of Radio Frequency Neural Networks," 2022 IEEE 12th Annual Computing and Communication Workshop and Conference (CCWC), 2022, pp. 0613-0618, doi: 10.1109/CCWC54503.2022.9720784.











Disruptive Microsystems

- Securing communications
- Generating / directing high power radiation
- Reducing latency in electronic warfare
- Delivering accurate position and timing without GPS

C4ISR: Command, Control, Communications, Computers, Intelligence, Surveillance, and Reconnaissance PNT: Positioning, Navigation, and Timing GPS: Global Positioning System



Disruptive Microsystems





EW: Electronic Warfare MEMS: Micro electromechanical systems RF: Radio Frequency



Millimeter Wave Digital Arrays (MIDAS)

Problem: Today's analog antenna arrays have limited performance and functionality





F-22 and F-35 millimeter wave systems



Digital arrays enable adaptive beamforming, multi-link secure communications

Goal/Metrics: Millimeter wave elementlevel digital phased arrays (18-50 GHz) **Approach**: Prototype element-level millimeter wave digital phased arrays using state-of-the-art CMOS and 3D heterogeneous integration

Digital Beam Forming Integrated Circuits in 12LP CMOS

- 32 Integrated Transmit/Receive channels
- Low power consumption
- Wideband 18-50 GHz, 2 GHz bandwidth

Wideband Millimeter Wave Arrays

- Scalable 16 element tile for 256-element array by the end of the program
- Dual polarization
- Transmit/Receive components
- Low power consumption
- Heterogeneous packaging





Accomplishment: Achieved Phase 1

key metrics; Phase 2 CMOS designs are

Raytheon 16 element, dual polarized 18-50 GHz scalable tile building block



Heterogeneous integration of compound semiconductors and 3D printed notch antenna array (left) cross -section of array stack (right) by Northrop Grumman

Element-level digital millimeter arrays for multi-beam full spatial coverage of mobile platforms



Today

Time

der hand

Problem: Spread spectrum radio signals are susceptible to detection by temporal and spatial integration

Chirping

Approach: Increase signal diversity and complexity to avoid detection

WiSPER LPX



Accomplishment: Worlds first measurements of wideband channel properties necessary to enable <u>secure</u> long range transmission



Long range point-to-point transceiver air interface to enable secure communication links



The Changing Face of Custom Electronics



Modern SOCs are far more like PLDs than the ASICs of yore

Sources: IBS; A. Olofsson, "Silicon Compilers - Version 2.0", keynote, Proc. ISPD, 2018



It Is the Right Time for DoD to Reflect on its Strategy





Today: Software and OS are viewed as vulnerable, hardware is treated as a trusted system level.



Tomorrow: Technology-driven hardware security techniques can restore trust, improve performance for cryptographic applications, and offer unique countermeasures to cyber threats.



Commercial and military have common needs

- In globalized industries, how do we protect IP and CPI?
- How do we guard against overproduction and ensure compliance with ITAR?

Some unique concerns for military

- Beyond commercial threats, military is uniquely concerned about trojan insertion
- This is a full lifecycle consideration, with efforts at design, manufacturing, distribution, and use stages

Trust Through Technology

How can we leverage and enhance commercial practices to restore state-of-the-art electronics to our warfighters?



Another scaling law...

- Seeking novel technology to...
- Make threat insertion and activation more difficult and easily detected
- Make reverse engineering intractable
- Minimize window of opportunity for design, placement, and testing of threats



Bigger haystacks, smaller needles



What are we trying to do?

Implementation Programs:



Security Programs:





Attack Surface Based Reference Model

Moving Target (I20)





• Alteration of system behavior based on software-accessible points of illicit entry that exist due to hardware design weaknesses or architectural flaws (SSITH)

Focus Areas

- **Side Channel** extraction of secrets through <u>physical</u> communication channels other than intended (assumption: attackers are able to "listen" to emissions)
- **Reverse Engineering** extraction of algorithms from an illegally obtained design representation (assumption: attackers have access to design files) (OMG, Deep Inspection, TRUST, IRIS)
- Supply Chain Cloning, counterfeit, recycled or re-marked chips represented as genuine (assumption: attackers can manufacture perfect clones) (SHIELD)
- **Malicious Hardware** insertion of secretly triggered hidden disruptive functionality (assumption: attackers successfully inserted malicious function(s) into the design) (AISS)



Side Channel Threats

Side channels potentially exist at all levels of the design stack

- *Application*: cryptanalysis of app data
- *Software*: control-flow side channels
- *Memory*: memory access side channels
- Architecture: timing side channels
- *Circuits*: physical measurement channels

Here's how we deal with them today:





- To achieve non-iterative design for security, we need pre-silicon security verification.
 - For this, two things are required:

1. Agreed-upon measurable definitions of sidechannel security built around basic statements about the unintended emissions and their nature.



2. A simulation environment to measure these unintended emissions at a post-layout and software-in-the-loop stage, since emissions are linked with physical form *and* order of execution.





www.darpa.mil